In order to help the electronic designer to early determine the limits of the power
Introduction
Electronic components are continuously getting closer to the chip size and require more and more an efficient thermal management to limit the temperature excess to preserve component reliability. For still air conditions, the heat spreading of these miniaturized devices is henceforth done through the surrounding metallic planes of its multilayer printed circuit board (PCB). Moreover, initially designed to realize the electrical interconnection through dielectric layer between the various embedded metallic layers, via concept is today used to make chip pad attachment to the high thermal conductive planes of the board. Thus a set of metal planes are connected together from via matrix with the aim to locally create an efficient thermal path to drain the heat in the heart of board structure. The PCB has to be considered as the dominant remover of component heat and an accurate 3-D prediction of temperature distribution is mandatory for evaluating the temperatures of its sensitive Surfaces Mounted Devices.
More than ever, electronic board designers are aware to deliver an optimized board design to eliminate potential reliability issues of high powered devices due to excessive temperature beyond manufacturer limit. The ability to know the sensitivity of component temperatures to the relevant board design parameters, such as the use of thermal vias, is today a crucial stake. Last generation of miniaturized electronic component is reinforcing the need for simulating in thinner details its vicinity board architectures with a minimum of set-up, pertinent assumptions and low computation time is henceforth mandatory. Thus the conventional assumptions for electronic board thermal modeling are discussed with the aim to check the pertinence of existing methods and to quantify their inherent uncertainty. For instance, the PCB effective thermal conductivity is a major parameter for electronic thermal analysis so its conventional calculation technique was debated.
The present study is based on the use of an analytical thermal model for better discerning the sensitive parameters and managing solution accuracy. The objective of this work is to promote a systematic characterization of the design of electronic boards, at an early stage. Analytical methods are easy to use, effortless to implement, as well as to have no complex meshing or convergence rules to master [1] . So the proposed approach highlights a case in cooling arsenal techniques for spreading heat away from overheated sources.
Analytical model and assumptions
The proposed analytical formulation allows fast evaluation of temperature profile of constitutive dielectric or conductive layers of an electronic board under steady state conditions. The cuboids board shape, pictured in fig. 1 , is considered cooled by coupled convection and radiation heat exchanges to enable potential infrared measurement validation at laboratory boundary conditions. Like in many conventional studies on PCB thermal behavior, the four lateral edges are assumed to be adiabatic due to their very low thickness. Therefore top and rear surfaces are exposed to a specific uniform heat transfer coefficient according to the Newton's law, named respectively ht and hr. Both coefficients combine convection and radiation effects and allow us to take into account the gravity orientation.
Thus the heat of the planar source is only transfer through these external surfaces to the ambient, defined as T A . The planar source can be located on upper or lower board external surfaces. Its heat flow rate q is assumed uniform over the source. The board shape is always approximated by a rectangular or a square geometry. Its overall length, width and thickness are, respectively, defined by Lb, Wb, and Hb. Each interface of adjacent layer is considered in perfect thermal contact.
The set of equations describing the proposed conduction model and its boundary conditions are summarized below. The subscript letter i is the index to the nl constitutive layers of the electronic board and x, y, and z are Cartesian co-ordinates.
x y z T x y z T θ ∞ = − is the difference between the local and the reference temperatures, the generalized steady-state governing equation depends on a set of axial thermal conductivity values, defined by kx, ky or kz: 
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Board's boundary conditions, when the heating source is located on top surface (i = nl): 
Board's boundary conditions, for a heating source located on bottom surface (i = 1): 
where u(x,y) and l(x,y) are the prescribed heat flux function of the upper and lower board surfaces.
Interlayer temperature continuity and flux conversion boundary conditions: 
The upper limit M and N of truncated Fourier series depend on accuracy requirements and m or n, are non-negative integers. 
where the source length, width and its center location are defined as Ls, Ws, xc, and yc. The Kronecker function δ is brought in the formulae to extend the domain validity to the indeterminate cases when m and/or n are equal to zero using the limit expressions of the equations As m and Bs n . ( ) 
Formulas for χu m,n,i and χr m,n,i are: 
while the others parameters of the solution are presented in the Appendix. The exponential equation form was adopted to resolve large dimension ratio between heat source and PCB substrate, a constant issue for analytical thermal modeling approach.
The mean temperature of an arbitrary rectangular source of dimensions L s and W s , located at xc, yc, and zc co-ordinates, is obtained by integrating both cosine functions over the source region. 
If several chips are mounted on the different PWB external surfaces, the solution for the temperature distribution may be obtained using the superposition principle.
, , cos cos 
Board physical geometries
The board analysis focuses on a high effective thermal conductivity test board with two external signal traces of 50 μm and two internal power-ground planes of 35 μm. This kind of multiple layers PCB is commonly named 2s2p board in regard of its 4 copper trace layers as shown in fig. 2 . The PCB size for the presented study is fixed at 75 mm × 100 mm × 1.6 mm.
Therefore, 2s2p thermal test board is a stacked-up of 7 layers that alternates high and very low conductive layers. As a consequence, the effective thermal conductivity of this stack up is strongly anisotropic with a high heat spreading capability in-plane and a very poor one in cross-plane. Rightly underneath of top or bottom surface mounted devices, the dielectric thicknesses of the layers 2 and 6 usually lower than 250 µm have a major influence on the way the heat is removed. The present investigation deals with board parameters to assess the pertinence of analytical board modeling applied to small heating sources that are representative of copper pads of electronic component.
Effective thermal property calculations

Continuous copper trace signal layers of the electronics board
For a two-constituent printed wiring board material, the thermal property approximation is commonly based on parallel conduction model. Thus, the effective thermal conductivity ke is the weighted arithmetic mean of the thermal conductivities of the dielectric and copper materials. 
and ke, km, and kf are, respectively, the thermal conductivities of the derived equivalent material, the dielectric matrix, and the copper filler. Sf and Sm, represent the matrix and filler surfaces and ϕ the volume fraction of the filler. Most of the time, in regard of conductivity ratio, the influence of matrix material is negligible and the effective conductivity is directly proportional to copper volume percentage [2] . For low copper covering area fraction, this conventional linear rule of mixture model returns a high thermal conductivity value that is clearly too optimistic for discontinuous and dispersed copper pads of a realistic signal layer of high density electronic board. The assumption of continuous heat conduction in parallel in both solids can be assumed as the upper bound model. 
Discontinuous copper signal layers of the electronic board
It occurs that the electrical insulation due to the weak thermal conductivity of dielectric materials acts as a heat-spreading barrier [4] . This one has a major impact on the effective thermal conductivity of the derived compound material.
Many theoretical and empirical models have been defined to estimate the thermal conductivity of composite solid mixtures. In our case, the overall thermal conductivity of each layer depends in a complex arrangement on the geometry of the copper traces, disposed in an insulating material. Based on general effective medium theory, the relationship proposed by Bruggeman was considered to estimate the conductivity of dispersed heterogeneous shape particles: 
This expression is defined as the lower bound model and is applicable to mixture when neither compound is continuous. By definition, PCB are complex multi-layered structures in which high thermal conductivity copper layers are sandwiched between low thermal conductivity glass-epoxy layers. Each i-layer has a specific j axial effective thermal conductivity ke j,i . Table 1 compiles, for 2s2p thermal test board under investigation, the values of the layer thickness, copper covering area factor and effective thermal conductivity derived of upper bound and lower bound models. The thermal conductivities of matrix and filler materials are assumed to be isotropic and respectively fixed at 0.3 W/mK for FR4 material and 400 W/mK for the copper.
These results show that PCB heat-spreading capabilities depend mainly on both buried power-ground planes (3-5) of board structure.
Calculation corner
Mathcad
® software version 15.0 was used to conduct the analytical model calculations. Its results are defined by the subscript AM, for analytical model calculation. To check the performances of the developed analytical model, a set of test cases is compared to the computations given by two electronic cooling software named Icepak ® 15.0 (CFD1) and Flotherm ® 9.3 (CFD2) as well as for special cases to ANSYS thermal (CFD3). The subscript NM for numerical model computation designs their results.
Pertinence of the analytical approach
At first, the purpose is to check its agreement to predict the thermal behavior of each layer of a complex board layout. Both models of effective thermal conductivities calculation are compared as well. The model was submitted to the following laboratory boundary conditions: both upper and lower heat transfer coefficients (ht, hr) at 12.2 W/m 2 K, a reference temperature fixed at T ∞ = 85 °C, a square source of 5 mm with its centroid located at (37.5, 55, 1.6) mm, an uniform source dissipation of 0.5 W, upper limit values of truncated Fourier series are fixed at M = 225 and N = 300. In practice, the number of terms in the double summation is based on a ratio proportional to a board size -source size which has to be multiply per an appropriate factor, named "a". In the current case, the "a" parameter has been fixed equal to 15: and
The comparison of the models is done on the local and average temperatures of each board layer considering the planar source location and size. For small sources, this peculiar zone is the most sensitive path for heat spreading throughout the board. Two specific error metrics named ΔT s and S T ∆ are used to compare the models agreement, as reported in eq. 22. The numerical results are considered as the reference value:
Upper bound model Table 2 presents the set of results for the studied seven-layer structure and the good agreement that is reached from the proposed analytical approach and both numerical simulations. Two distinct numerical models were created in order to confirm the numerical results. The error percentage never exceeds 1% and the maximum temperature divergence is lower than 0.5 °C. Table 3 details the temperatures of the seven-layer structure when a pessimistic model of thermal conductivity calculation is used.
Lower bound model
The error percentage remains below 1% and the maximum temperature divergence is lower than 0.5 °C. The high accuracy of the promoted analytical approach is resulting of the large number of the upper limits M and N of truncated Fourier series, chosen for the analysis. The comparison of the two tables demonstrates the impact of the choice of upper or lower bound model on the layer temperatures. Using lower bound model, the temperature of the heating source rises of more than 25% corresponding to temperature excess of 12 °C.Thus an optimistic calculation of effective thermal conductivities is going to significantly undervalue the maximum temperature encountered at the bottom side of the electronic component. The lower bound model is used in further calculations and its predictions are confronted to numerical simulations. 
Industrial PCB layer layout
Multiple layers PCB with 4 to 16 copper trace layers have become the norm so the analytical model has to be able to quickly estimate the temperature of a heating source on such stack-up architectures.
Thus a board structure of 10 copper trace layers, described in tab. 4, has been computed with the aim to evaluate the consuming time to analyze complex board architectures. The board is made of a symmetrical frame of 6 signal traces (1-5-7-13-15-19) and 4 internal copper planes (3-9-11-17). Table 5 displays the result agreement for a source power of 0.5 W at laboratory boundary conditions. For a compound electronic board of nineteen sandwiched layers, it can be seen that the maximum error is inferior to 1% and that temperature divergence never exceeds 0.5 °C. Moreover, the computation time has been compared between analytical and numerical calculation. Thus the determination of each selected point or area of the board using Mathcad ® software can be run in 30 seconds. The vector of the source centered temperatures is computed is less than 25 minutes. At the opposite, the solving of all nodes of the numerical model is achieved in less than 3 hours.
Compact model of multi-layered PCB
It is generally assumed that a multi-layered PCB can be always efficiently represented by one homogenous layer having a couple orthotropic thermal conductivities and similar overall dimensions. If that assumption has the immediate benefit to permit shorter computation time, its influence on temperature prediction is often unknown in particular for small source, our primary concern. Figure 3 presents the practical concept of a "compact" thermal modeling (CTM) of the board layer layout which is usually applied to an industrial electronic board. As a useful technique [5] , its in-parallel (the x-and y-directions) and in-series (the z-direction) effective thermal conductivities are calculated according to formula: For two-constituent layer, using in-plane and cross-plane stack-up expressions, the deducted thermal conductivities are, respectively: -kx = ky = 20.7 W/mK and kz = 0.336 W/mK for upper bound model and -kx = ky = 16.5 W/mK and kz = 0.323 W/mK for lower bound one.
As mentioned earlier, these sets of effective thermal conductivities demonstrate that an electronic board is strongly anisotropic. Thus the lower bound model promotes a reduced PCB efficiency to spread the heat in-plane, in peculiar for the closest layer of the heating source. Table 6 show the comparison of the source temperatures for a multi-layered board and a single homogenous layer. The result confrontation is done for previous conditions and the lower bound model is used for the calculations of the effective thermal conductivities.
All displayed tables highlight the fact that the conventional practice for modeling PCB has to be carefully handled when the source size is going very small. The compact model returns a significant under evaluation of the temperature of the heating source.
Analytical model for board embedded sources
When a heating source is located at the interface of the s layer and s + 1 layer (z = z s ), the generalized steady-state governing equation need be solved for a new set of boundary conditions. 
where e(x, y) is the prescribed heat flux function at the common interface of adjacent layer. The final solution forms of the temperature distribution are similar to previous expressions, only ω m,n,i (z) has to be replaced by: Table 6 . Comparison of DTM-CTM predictions of the source temperatures (27) Figure 4 pictures the additional implementation of thermal via lands that is commonly made to extent it to direct thermal attachment of component pad to power-ground planes.
A full copper land pad is considered rightly beneath the heating source, its thermal conductivity is fixed at 400 W/mK. The dielectric substance is assumed to fill the remaining hole.
The comparison of tab. 3, and tab. 8 results allow to quantify the efficiency of a thermal via matrix to limit the source temperature.
Numerous experiments have demonstrated that thermal via land has major impact on the junction-to-ambient thermal resistance [10] .
This JESD51-2's specific metrix of the thermal behavior of the chip is defined by:
Its value indicates the sinking capacity of the total heating power (Q) of the device through all the thermal paths between chip junction (T J ) and ambient air (T A ). In the spotted case, the source-to-ambient thermal resistance decreases from 63.8 °C/W to 21.8 °C/W (CFD1) and proves the gain of thermal via clusters to limit excessive temperature. The center temperature of source is efficiently reduced of 20 °C. Moreover, the analysis of each layer temperature permits to identify the heat spreading effect of the various stacked via clusters. Therefore the board temperatures in source vicinity are more homogenous and its external opposite surfaces (0-7) are practically submitted to similar constraints.
Effective thermal conductivity of thermal via areas
The previous fine modeling of the thermal via matrix is commonly substituted by a set of equivalent slabs having specific cross-plane thermal conductivities. The calculation of effective thermal conductivity of PTH via matrix is based on simple network of in series and in parallel thermal resistors. For this application case, the conventional linear rule of mixture model can be applied to determine the thermal properties of a continuous cross-plane structure of aligned thermal via which are buried in dielectric layers. The following relationship formalizes the influence of a matrix of via on the cross--plane thermal conductivity of a simple epoxy resin slab. This last one takes into account the parallel heat spreading of a counted set of dielectric and annealed copper cylinders:
Moreover, the number (nv), the pitch and size of thermal via must be chosen wisely to avoid making some of them useless to spread the heat in the high conductive planes of the board (3) (4) (5) . Thus considering the defined parameters (D, δv), previous copper and dielectric thermal conductivities and a source square size of 5 mm, the cross-plane effective thermal conductivity of the homogenous slab is going to be equal to 2, 3.4, and 8.9 W/mK, when via numbers are 5, 9, and 25, respectively.
Practical analytical approach for modeling via clusters impact
This section describes a proposed analytical approach for modeling the influence of a local set of slabs having specific cross-plane thermal conductivities.
The principle is based on the appliance of appropriate set of positive and negative fictive sources that has been described previously. These ones are applied to the upper and lower interface where the slab is inserted. Figure 5 pictures the additional implementation of the initial analytical model that is defined with the purpose to extent it to direct thermal attachment of component pad to power-ground planes. (2-4-6) , their cross-plane thermal conductivity is fixed at 8.9 W/mK corresponding to a 5 × 5 matrix of thermal via, their in-plane thermal conductivity is assumed to be 0.3 W/mK. Table 9 shows the board behavior when a direct thermal attachment of the source to both copper planes (3-5) is considered. Besides tab. 9 demonstrates that the slab of the layer 2 has a very poor impact on the source heat transfer to PCB structure and can be neglected to accelerate the source temperature calculation. The results confirm the assumption of the weak influence of in-plane conduction of the low-conductivity dielectric layer of the board.
The agreement of both models demonstrates that it seems possible to take into account the presence of various thermal conductivity areas in an analytical approach using a technique based on a set of buried heating sources.
Moreover the comparison of tab. 3, and tab. 9. the relevance of the practical analytical approach to accurately evaluate the temperature of the source for a realistic case. The predicted source-to-ambient thermal resistances are, respectively, 21.2 °C/W and 21.4 °C/W.
Eventually, the analytical model allows weighting quickly the potential gain of large via number, such as 25, in order to select appropriate set of thermal via clusters in source vicinity.
Using that practical approach, the electronic designers will be able to early analyze the limits of the power dissipation of miniaturized devices at laboratory conditions.
Conclusions
A developed analytical model has been applied to estimate the temperature distribution of each layer of a set of industrial board frame, as well as the thermal test vehicle recommended by the US JEDEC Standard JESD51-7 to characterize the thermal performances of electronic component. Numerous comparisons for a set of parameters have been done with electronics cooling software to evaluate the pertinence of an analytical model for rugged ambient conditions. The agreement of the analytical model appears quite relevant as well as according with industrial accuracy expected level. Besides, the presented work highlights the fact that the concept of Compact Thermal Model for PCB can be very erratic, in particular when the size of the source is below 5 millimeters. Further the optimization of the conductive paths from the sensitive thermal surfaces of the package to the PCB is mandatory for the long-term survival of the device. Therefore a novel practical technique is defined to quickly quantify the potential benefit of a set of via placed just under the land pad of electronic component. The proposed model allows a local modification of the effective thermal conductivity of dielectric or external signal layers in order to optimize the component heat spreading in the board structure, our permanent objective. 
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